|
|
51fe976188
|
Rushed implementation connecting parts
|
2023-09-26 11:37:47 +02:00 |
|
|
|
bccd638d2b
|
Implement brainfuck ptr
|
2023-09-26 11:37:27 +02:00 |
|
|
|
74c4ea39b5
|
No need for decoder
|
2023-09-26 11:37:06 +02:00 |
|
|
|
090cd8c07a
|
Implement instruction memory
|
2023-09-26 11:36:50 +02:00 |
|
|
|
75e722b222
|
Implement ALU
|
2023-09-26 11:34:53 +02:00 |
|
|
|
a94cf440c1
|
Add constraints for stage 1
|
2023-09-26 11:34:40 +02:00 |
|
|
|
a8d8a4171a
|
Add constraints file
|
2023-09-26 07:27:03 +02:00 |
|
|
|
b02be01de1
|
Add files for fpga
|
2023-09-26 07:26:17 +02:00 |
|
