Wrong top module name in tet
This commit is contained in:
parent
fa728e5d53
commit
814f78a122
|
@ -23,7 +23,7 @@ module tb ();
|
||||||
wire [7:0] uio_oe;
|
wire [7:0] uio_oe;
|
||||||
|
|
||||||
// Replace tt_um_example with your module name:
|
// Replace tt_um_example with your module name:
|
||||||
tt_um_lights_out user_project (
|
tt_um_yannickreiss_lights_out user_project (
|
||||||
|
|
||||||
// Include power ports for the Gate Level test:
|
// Include power ports for the Gate Level test:
|
||||||
`ifdef GL_TEST
|
`ifdef GL_TEST
|
||||||
|
|
Loading…
Reference in New Issue