|
|
f357cd51bf
|
Init leds with a definitive state
|
2025-03-16 17:28:17 +01:00 |
|
|
|
78077c7b13
|
Fix unplanned unnesting bug
|
2023-10-21 01:04:44 +02:00 |
|
|
|
b21949e38f
|
Remove Vivado files
|
2023-10-05 15:44:59 +02:00 |
|
|
|
8d340be824
|
Presentable program
|
2023-10-05 15:43:55 +02:00 |
|
|
|
041a3e8113
|
Removed simulation duration to save time.
|
2023-10-05 12:30:40 +02:00 |
|
|
|
e27c8a4505
|
Change instructions and testbench to test nested loops
|
2023-10-05 11:01:35 +02:00 |
|
|
|
73d1db32c7
|
Change duration of testbench
|
2023-10-05 11:01:12 +02:00 |
|
|
|
a39b94c26f
|
Fix jumping bug
|
2023-10-05 08:49:21 +02:00 |
|
|
|
b530f66702
|
Implement state machine, arith and I/O instructions now working.
|
2023-10-04 19:32:13 +02:00 |
|
|
|
65c6f85bb9
|
Implement testbench for bfpu
|
2023-10-04 15:46:23 +02:00 |
|
|
|
1b4f753c54
|
First working implementation
|
2023-10-04 11:27:25 +02:00 |
|
|
|
f906a6e4a3
|
Implement push and pop in branch
|
2023-09-27 20:44:03 +02:00 |
|
|
|
30559c81a9
|
Implementation of branch, excluding stack
|
2023-09-26 20:42:36 +02:00 |
|
|
|
180caa0b3c
|
Implement program memory
|
2023-09-26 14:14:18 +02:00 |
|
|
|
d27378e58f
|
Implement cell memory
|
2023-09-26 12:03:53 +02:00 |
|
|
|
51fe976188
|
Rushed implementation connecting parts
|
2023-09-26 11:37:47 +02:00 |
|
|
|
bccd638d2b
|
Implement brainfuck ptr
|
2023-09-26 11:37:27 +02:00 |
|
|
|
74c4ea39b5
|
No need for decoder
|
2023-09-26 11:37:06 +02:00 |
|
|
|
090cd8c07a
|
Implement instruction memory
|
2023-09-26 11:36:50 +02:00 |
|
|
|
75e722b222
|
Implement ALU
|
2023-09-26 11:34:53 +02:00 |
|
|
|
a94cf440c1
|
Add constraints for stage 1
|
2023-09-26 11:34:40 +02:00 |
|
|
|
a8d8a4171a
|
Add constraints file
|
2023-09-26 07:27:03 +02:00 |
|
|
|
b02be01de1
|
Add files for fpga
|
2023-09-26 07:26:17 +02:00 |
|
